Mixed Signal Verification Engineer

Silicon Creations Poland Sp. z o.o.
  • Generation and verification of real-number Verilog behavioral models for PLLs/SerDes
  • Design and verification of RTL blocks
  • Development of scripting infrastructure and verification methodology
  • Supporting industry-leading customers from all over the world
  • Writing and maintenance of technical documentation in English